Unlock Innovation with Altera Partner Solutions

 

Explore the Latest Altera Innovations in the Market

Explore the latest from Altera Solution Acceleration Partners (ASAP) and see how their solutions can fast-track your next design.

Are you subscribed to receive the Altera Solution Acceleration Partner Newsletter? Subscribe now so you don't miss out on future editions. 

Napatech Announces AI Inferencing Design Win with Agilex™ 7 powered AI NIC

d-Matrix is integrating Napatech N3070X AI NIC, built on Altera Agilex™ 7 FPGA and Connectivity Common Platform, enabling highly efficient, deterministic inference performance across multi-server environments. d-Matrix, creator of Corsair™, the world’s most efficient AI inference platform for data centers, is addressing the growing demand for scalable AI inferencing with low latency, high bandwidth, and programmability. Learn more.

iWave Unveils Two New Agilex-Powered SoMs, Expanding Their Already Robust Portfolio

iWave has launched two new System-on-Modules: iG-RainboW-G71M and iG-RainboW-G67M. The G71M, powered by Agilex 3 FPGA, features AI Tensor Blocks, 12.5Gbps transceivers, 2.5G Ethernet, LPDDR4, and PCIe Gen 3, ideal for edge AI and industrial use. The G67M, built on the Agilex 9 DirectRF-Series SoC FPGA, delivers ultra-low latency and 58Gbps transceivers for advanced RF, military, radar, and wireless applications. Learn more.

ASAP Partners Exhibit Agilex 7-Based Full-Stack FinTech Acceleration at STAC New York

ASAP members showcased ultra-low-latency trading solutions at STAC New York, including Myrtle.ai’s VOLLO ML inference accelerator and Eideticom’s NoLoad® for crypto acceleration, optimized for Napatech’s Agilex 7-powered SmartNICs. BittWare and Liquid Market Solutions featured their ÜberNIC, the first FPGA NIC with PCIe Gen 5.0 and CXL support, fully accelerating the network stack in hardware. Learn more.

Gidel Demos Real-Time 10 GigE Vision with Unmatched HDR & Compression

At ChipEx 2025, Gidel showcased real-time, high-end vision with the FantoVision-20 Edge Computer, a compact system for video, machine vision, and edge AI. Powered by an Arria® 10 FPGA for image acquisition and pre-processing, the demo highlighted single-exposure HDR and Gidel’s Quality+ compression IP, offering top-tier image quality, compression, and sub-frame latency. Learn more.

Nextera Video and Adeas Deliver Complete AV-over-IP Solution for Agilex 5 and Agilex 7 FPGAs

Nextera and Adeas provide leading IPMX/ST 2110/ST 2059 FPGA IP cores and NMOS control software for Agilex 5 and Agilex 7 FPGAs. Their modular packages include drivers, example designs, and a web GUI, enabling fast AV-over-IP integration. IP cores support any resolution, frame rate, or network speed, with 1G/25G/100G designs for Agilex Dev Kits. Visit booth #3089 at InfoComm, June 11–13 in Orlando.

See the latest in Agilex 9-Based Direct RF Innovation at IMS 2025

At Booth #566, Annapolis Micro Systems will present the WSSAF1 Module, a SWaP-optimized solution with 4x ADC and DAC channels at 64 GSPS for edge and man-portable environments. At Booth #1273, Knowledge Resources presents the KRM-10A9W027 RFSoC Module with 8x 64 GSPS ADCs/DACs and 32x 58G PAM-4 transceivers. At Booth #831, Mercury Systems will demo the rugged DRF4580L, with 4x 64 GSPS converters, 16 GB DDR4, and 100 GigE for radar, EW, and edge DSP. Visit our partners at IMS, June 15-20 in San Francisco.

Simplify Agilex FPGA Development with Agnisys End-to-End Automation

See Agnisys IDesignSpec™ for FPGA Design streamline Agilex FPGA development with a fully automated flow at DAC 2025. From register specification to RTL, UVM testbenches, and Quartus-compatible IP packaging, the demo showcases seamless integration with Quartus Prime and automation that reduces manual effort while accelerating time-to-bitstream. Visit Booth #2622 June 22–25 in San Francisco.

Join the Agilex FPGA Memory Integration Seminar for Design Insights and Customer Feedback

Join RITA Electronics and Altera for a seminar on integrating LPDDR5/LPDDR4 with Agilex 7 M-Series and Agilex 5 FPGAs. Tailored for engineers working on 4K/8K video and high-performance computing, the session offers real customer insights and practical tips for optimizing memory in industrial and embedded systems. Reserve your free spot in Osaka (July 4), Nagoya (July 11), or Tokyo (July 16).


Altera Marketing
101 Innovation Drive
San Jose, California 95134

Postagens mais visitadas deste blog

The Mystery of USB Chargers

Programação de um CLP: Modos de programação

STRONG SRT 4622 Satellite TV Receiver Repaired